A high speed FPGA implementation of the Rijndael algorithm | AVESİS

Akdeniz University Research Information System

A high speed FPGA implementation of the Rijndael algorithm

Copy For Citation

Euromicro Symposium on Digital System Design, 2004., Rennes, France, 31 August - 03 September 2004, pp.358-362

Publication Type: Conference Paper / Full Text
City: Rennes
Country: France
Page Numbers: pp.358-362
Akdeniz University Affiliated: No