A new cascadable CMOS voltage squarer circuit and its application: Four-quadrant analog multiplier

Creative Commons License

Yüce E., Yücel F.

INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES, cilt.21, sa.4, ss.351-357, 2014 (SCI-Expanded) identifier identifier

  • Yayın Türü: Makale / Tam Makale
  • Cilt numarası: 21 Sayı: 4
  • Basım Tarihi: 2014
  • Dergi Adı: INDIAN JOURNAL OF ENGINEERING AND MATERIALS SCIENCES
  • Derginin Tarandığı İndeksler: Science Citation Index Expanded (SCI-EXPANDED), Scopus
  • Sayfa Sayıları: ss.351-357
  • Anahtar Kelimeler: CMOS, Voltage squarer circuit, Four-quadrant analog multiplier
  • Akdeniz Üniversitesi Adresli: Evet

Özet

A new cascadable CMOS based voltage squarer circuit having voltage input/current output and its analog four-quadrant multiplier application are presented. The proposed structure has high input impedance and high output impedance; thus, it can be easily connected to other circuits without requiring any extra buffers. Moreover, its two symmetrical bias voltages have high input impedances; accordingly, bias voltages can be easily connected without requiring additional circuits. Another advantage of the proposed circuit is its low power consumption. It consists of only six MOS transistors. However, it needs several active component matching constraints. Some SPICE simulation and experimental test results are included to confirm the proposed theory.